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Abstract—The Y-source topology has a unique advantage
of having high voltages gain with small shoot through
duty cycles. Furthermore, having the advantage of high
modulation index increase the power density and improve
the performance of the converter. In this paper, a collective
thermal and efficiency investigation is performed in order
to improve the reliability of the converter. Losses evalua-
tion in the semiconductor devices (switching/conduction),
the capacitors (ESR), and the inductors (core/winding) are
presented. Moreover, the junction temperature evaluation
of the devices is considered under 25◦C ambient temper-
ature. The analysis is carried out at the following voltages
gain (2, 3, and 4), and at the following winding factors
(4, and 5) using PLECS toolbox. The results shows that,
the power losses and the junction temperature are directly
proportional with the voltage gain and the winding factor.
I. INTRODUCTION
Y-source power converter has been used in many renewable
energy applications such as; renewable generation systems
[1], fuel cell applications [2], and more recently with electric
vehicles [3]. Due to the importance of the thermal behaviour
from the reliability point of view, a collective investigation
of efficiency and thermal performance has to be done for
the Y-source converter. Unreasonable temperature during the
operation of the converter affects the performance, the devices
lifetime, and hence, the reliability of the power electronic com-
ponents in the converter. Therefore, controlling the tempera-
ture within the reasonable limits, provides: 1- higher power
densities. 2- lower cost system configuration. 3- reliability
improvement from lifetime point of view. 4- Increase the
overall efficiency of the converter. 5- Insure safety and prevent
the catastrophic design mistakes.
Practical applications requires high switching frequency
with small shoot through cycles to reduce the power losses
during the turn-on and turn-off transients. For a short duration,
a high current passes through the switch causing high voltage
stress and high junction temperature. Moreover, having higher
voltages gain increase the stress in the device which needs to
be designed carefully.
Thus, it is very important to consider the thermal chal-
lenges earlier in the design stage. Considering these challenges
improves the performance of the converter by protecting the
devices to be exposed to excessive temperatures that shorten
their lifetime [4], and hence, the reliability of the converter.
This paper aims to investigate the thermal performance of
the Y-source converter operating under 500 W at switching
frequency of 20 kHz [5], [6], and [7]. The investigation is
considered at voltages gain (2, 3, and 4), and at winding factors
(4, and 5). The main sections in this paper are as the following:
Section II gives the topology of the Y-source converter and its
theory of operation. Section III illustrates the calculations of
the efficiency and losses. Section IV presents the simulated
case studies. Section V presents the simulation results and
discussion, followed by the conclusion.
II. TOPLOGY AND THEORY OF OPERATION
The Y-source converter is a very promising topology for
higher voltage gain in a small duty ratio and in a very wide
range of adjusting the voltage gain [6]. Very high modulation
index can be achieved with this topology as well. The range
of duty cycle in the Y-source is narrower than Z-source and
the boost and higher in the modulation index. Fig.1 (a) shows
the Y-source impedance network is realized a three-winding
coupled inductor (N1, N2, and N3) for introducing the high
boost at a small duty ratio for SW. It has an active switch
SW, passive diodes (D1,D2), a capacitor C1, the windings of
the coupled inductor are connected directly to SW and D1, to
ensure very small leakage inductances at its winding terminals.
Fig.1 (b,c) shows the simplified circuit diagram of the ST
and non shoot through NST modes of operation.
a)In the ST state, when the switch is turned on, D1 and
D2 is off causing the capacitor C1 to charge the magnetizing
inductor of the coupled transformer and capacitor C2 discharge
to power the load.
b)In the NST state, when the switch is non-conducting,
D1 start to conduct causing the input voltage to recharge
the capacitor C1 and the energy from the supply and the
transformer will also flow to the load and when D2 start
1
Vdc
D1
C2
N1 N2
D2
N3
C1
SW
Vdc C2
N1 N2
N3
C1
SW
Vdc
D1
C2
N1 N2
D2
N3
C1
RL
RL
RL
(b)
(a)
(c)
 
 
Fig. 1. illustration of a)Y-source converter, b)its equivalent ”ST state”, and
c)its equivalent ”NST state” circuits
conducting, it recharge C2 and the load to be continuously
powered.
The input output voltage relation and the duty cycle is
expressed in (1)
Vout =
Vin
(1−KD) (1)
where, Vout is the output voltage, Vin is the input voltage, D
is the duty cycle and K is the winding factor.
The winding factor K is calculated according to the turns
ratio of the three-winding coupled inductor is expressed in (2)
K =
N1 +N3
N3 −N2 (2)
where, (N1 : N2 : N3) is the turns ratio of the coupled
inductor.
And the modulation index M of the Y-source is expressed
in (3)
M = 1.15 (1−D) (3)
where, D is the duty cycle required for the voltage gain and
M is the modulation index.
III. EFFICINCY AND LOSS CALCULATIONS
In this section, further illustration for the formulas used in
calculating the relevant losses and verified by the simulation
results.
Having passive elements in the Y-source circuit, may have
some advantages as 1) minimize the stresses according to the
desired design, 2) reduces the switching and conduction losses
on the devices, 3) lower shoot through duration , since they
are storing energy.
A. Switching and conduction losses calculations
Switching losses occur when the device is transitioning
from the blocking state to the conducting state and vice-versa.
This interval is characterized by a significant voltage across
its terminals and a significant current through it. The energy
dissipated in each transition needs to be multiplied by the
frequency to obtain the switching losses;
The switching losses Psw is expressed in (4):
Psw = (Eon + Eoff )× fsw (4)
Where, Eon and Eoff are the energy losses during on and
off of the switch, fsw is the switching frequency.
Conduction losses occur when the device is in full conduc-
tion. The current in the device is whatever is required by the
circuit and the voltage at its terminals is the voltage drop due
to the device itself. These losses are in direct relationship with
the duty cycle.
The average conduction losses Pcond is expressed in (5):
Pavg.cond =
1
T
∫ T
0
[vce(t)× ice(t)] dt (5)
where, vce is the on state voltage, an ice is the on state
current. And in (6):
T =
1
fsw
(6)
Time period T is inversely proportional to frequency fsw.
B. Capacitor ESR losses calculations
The Equivalent Series Resistance ESR is the value of
resistance which is equal to the total effect of a large set
of energy loss mechanisms occurring under the operating
conditions. So, the capacitors losses is expressed in (7):
Pcap.loss = I
2
cap. × ESR (7)
where, Icap. is the rms current passing through the capacitor,
and ESR is the equivalent series resistance measuring the
effect of the losses dissipated in the capacitor.
C. Winding and core losses calculations
According to Steinmetz’s equation [8], which is a physics
equation used to calculate the core loss of magnetic materials
due to magnetic hysteresis.
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The core losses is expressed in (8):
Pv = kf
αBˆβ (8)
Where, Bˆ is the peak induction of a sinusoidal excitation
with frequency f , Pv is the time-average power loss per unit
volume, and the material parameters (α, β, k) are material
parameters.
The improved generalized Steinmetz’s equation is expressed
in (9):
P =
1
T
∫ T
0
ki
∣∣∣∣dBdt
∣∣∣∣a (∆Bb−a) dt (9)
Where, ∆B is the flux density from peak to peak and in
(10):
ki =
k
(2pi)
α−1 ∫ 2pi
0
|cosθ|α × 2β−αdθ
(10)
Where, (β, α, k) are the material parameter found by curve
fitting, and θ is the angle of the sinusoidal waveform simulated.
IV. CASE STUDIES
In this section, simulations are carried out to verify the
performance of the Y-source converter using the parameters
listed in Table I.
As a general observation on all the results, the estimated capacitance values from 0.2 sec, are the values that should be
considered. The low estimation accuracy in the beginning is due to the ANN’s inputs affected by the transient. This shows
that the estimated results from the trained ANN should be considered only during steady state operation of the back-to-back
converter.
V. PROOF OF CONCEPT
The implementation of condition monitoring for capacitor based on ANN for validation purposes is also studied. The
implementation is shown in Fig.9. The trained ANN is integrated with the Digital Signal Processor (DSP). The estimated
results by the DSP is presented briefly in Table III. Five random capacitance values are selected to be estimated by both ANN
on MATLAB software, and ANN on the DSP system. As the results shown in Table III, the error of the estimated capacitance
values from the DSP is less than 0.1% compared to the actual values.
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Fig. 9. The process of ANN implementation on DSP
TABLE II
ESTIMATED CAPACITANCE VALUES AND THEIR CORRESPONDING ERRORS PERCENTAGE BY SIMULINK AND DSP USED IN A BACK-TO-BACK
CONVERTER.
Actual C value Estimated by SIMULINK SIMULINK error Estimated by DSP DSP error
1182 µF 1181.3 µF 0.06 % 1182.2 µF 0.02 %
1093µF 1092.7 µF 0.03 % 1093.2 µF 0.02 %
975µF 974.4 µF 0.06 % 974.9 µF 0.01 %
786µF 786.6 µF 0.07 % 785.8 µF 0.03 %
606µF 603 µF 0.48 % 605.5 µF 0.09 %
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TABLE I
THE USED PA AMETERS OF THE SIMULATED MODEL .
Par me ers Values / Models
Input voltage Vin 100 V - 133 V - 200 V
Output voltage Vo 400 V
Output Power Po 500 W
Switching frequency f s 20 kHz
Resistive load Rl 320 Ω
MOSFET SW SPW47N60C3 650 V, 47 A
Diode D1 − D2 SD600N/R 600 V, 600 A
Core type Vin MPP C055863A2
VI. CONCLUSIONS
A new capacitor condition monitoring method based on Artificial Neural Network algorithm is proposed in this paper. It is
applied for a back-to-back converter study case in order to estimate the capacitance value change of the DC-link capacitor.
The proposed method requires no additional hardware circuit and can be implemented by using the spare resources of existing
digital controllers in most of power electronic systems, implying a minimum increased cost (e.g., only in the research and
development part). The error analysis under different DC-link capacitance values and different level of capacitance reduction
TABLE II
SIMULATION PARAMETERS AT THREE CASES.
Parameters Values
Size of AWG 15
Winding factor K 4 5
Turns ratio N1 : N2 : N3 80:16:48 48:16:32
DC-resistance Rdc−Y source 0.0735 Ω 0.0441Ω
0.0147 Ω 0.0147Ω
0.0441 Ω 0.0294Ω
VI. CONCLUSIONS
A new capacitor condition monitoring method based on Artificial Neural Network algorithm is proposed in this paper. It is
applied for a back-to-back converter study case in order to estimate the capacitance value change of the DC-link capacitor.
The proposed method requires no additional hardware circuit and can be implemented by using the spare resources of existing
digital controllers in most of power electronic systems, implying a minimum increased cost (e.g., only in the research and
development part). The error analysis under different DC-link capacitance values and different level of capacitance reduction
with respect to the initial value are given, achieving a maximum estimation error below 0.8%, which is acceptable in many
practical applications. The impact of training data amount on the error analysis is also discussed.
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The ratings of the devices are chosen according to the
voltage and current stresses across them. Where, investigating
the impact of varying the voltage gain and the winding factor
on the efficiency and junction temperature performances. Fur-
thermore, measuring all the relevant losses as listed in section
III. While having the same switching frequency 20 kHz, rated
power 500 W, and constant ambient temperature 25 ◦C. Table
II summarize the case studies investigated.
A. Case 1:
Simulation was carried out with voltage gain factor 2 with
different value of shoot-through ratio, using winding factors
4 and 5. The rated power 500 W were applied to all the
simulations.
B. Case 2:
Simulation was carried out with voltage gain factor 3 with
different value of shoot-through ratio, using winding factors 4
and 5.
C. Case 3:
Simulation was carried out with voltage gain factor 4 with
different value of shoot-through ratio, using winding factors 4
and 5.
V. SIMULATION RESULTS AND DISSCUSION
PLECS toolbox is used for the Y-source converter circuit .
All the relevant losses esults is calculated based on the afore-
mentioned equations in the simulated model. The simulated
parameters are listed in Table II. Where, the comparison is
between 2 different winding factors (4, and 5), and 3 different
voltage gains (2, 3, and 4), the size of the wire is 15 AWG
and the values of the DC resistance is calculated according to
11:
Rdc = Rdc/singlelayer × N
L
(11)
Where, (Rdc/singlelayer) is the dc resistance per single layer,
N is the no. of turns, and L is the length of single layer.
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Fig. 2. Representation of the relevant losses for cases I, II, and III
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TABLE II
SIMULATION PARAMETERS AT THREE CASES.
Parameters Values
Size of AWG 15
Winding factor K 4 5
Turns ratio N1 : N2 : N3 80:16:48 48:16:32
DC-resistance Rdc−Y source 0.0735 Ω 0.0441Ω
0.0147 Ω 0.0147Ω
0.0441 Ω 0.0294Ω
TABLE III
THE SIMULATED SHOOT-THROUGH DUTY CYCLE FOR EACH CASE.
Cases Gain Winding factor
K
Duty cycle D
Case I 2 4 5 0.125 0.1
Case II 3 4 5 0.16674 0.133
Case III 4 4 5 0.18754 0.15
VI. CONCLUSIONS
A new capacitor condition monitoring method based on Artificial Neural Network algorithm is proposed in this paper. It is
applied for a back-to-back converter study case in order to estimate the capacitance value change of the DC-link capacitor.
The proposed method requires no additional hardware circuit and can be implemented by using the spare resources of existing
digital controllers in most of power electronic systems, implying a minimum increased cost (e.g., only in the research and
development part). The error analysis under different DC-link capacitance values and different level of capacitance reduction
with respect to the initial value are given, achieving a maximum estimation error below 0.8%, which is acceptable in many
practical applications. The impact of training data amount on the error analysis is also discussed.
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TABLE II
ESTIMATED CAPACITANCE VALUES AND THEIR CORRESPONDING ERRORS PERCENTAGE BY SIMULINK AND DSP USED IN A BACK-TO-BACK
CONVERTER.
Actual C value Estimated by SIMULINK SIMULINK error
Estimated by DSP DSP error
1182 µF 1181.3 µF 0.06 %
1182.2 µF 0.02 %
1093µF 1092.7 µF 0.03 %
1093.2 µF 0.02 %
975µF 974.4 µF 0.06 %
974.9 µF 0.01 %
786µF 786.6 µF 0.07 %
785.8 µF 0.03 %
606µF 603 µF 0.48 %
605.5 µF 0.09 %
TABLE III
SIMULATION PARAMETERS AT THREE CASES.
Parameters Values
Size of AWG 15
Winding factor K 4 5
Turns ratio N1 : N2 : N3 80:16:48 48:16:32
DC-resistance Rdc−Y source 0.073 Ω 0.0441Ω
0.0147 Ω 0.0147Ω
0.0441 Ω 0.0294Ω
TABLE IV
THE SIMULATED SHOOT-THR UGH DUTY CYCLE FOR EACH CASE.
Cases Winding factor
K
Total power
losses W
Efficiency %
Case I - Gain 2 4 5 6.93 13.19 98.61 97.48
Case II - Gain 3 4 5 12.6 22.2 97.5 95.8
Case III - Gain 4 4 5 20.2 29.9 96.1 94.4
with respect to the initial value are given, achieving a maximum estimation error below 0.8%, which is acceptable in many
practical applications. The impact of training data amount on the error analysis is also discussed.
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Fig. 3. Junction temperation representation at gain 2 for K= 4 and K= 5.
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Fig. 4. Junction temperation representation at gain 3 for K= 4 and K= 5.
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Fig. 5. Junction temperation representation at gain 4 for K= 4 and K= 5.
Fig. 2 presents the difference between the relevant losses of
the devices (switching, conduction, core and winding losses)
for each winding factor and voltage gain. For the capacitor
ESR losses, it can be neglected, since it is very small where,
the largest is 0.26 watts at gain 4 and winding factor 5.
For the shoot through duty ratios for each case is listed in
Table III. The simulation results indicates that the higher the
voltage gain and winding factor, the higher the power losses
and the junction temperature which are listed in Table IV.
For the junction temperature variation in the MOSFET for
different gains and winding factors in steady state, Figures 3
, 4, 5 that shows the behaviour of the junction temperature
under different voltage gains and winding factors. The highest
junction temperature is at voltage gain factor of 4 and winding
factor of 5 as expected.
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VI. CONCLUSION
This paper investigates the thermal performance and the
efficiency of semiconductor devices and passive elements in
the Y-source converter of rated power 500 W. In sake of
designing a reliable converter, the thermal performance is
extremely important to be considered. Measurements of the
junction temperatures and relevant losses are demonstrated.
The impact of different voltage gains and winding factors
is performed and studied. The measurements of the junction
temperature variation shows that there is no overstress on
the devices during the operation, this is due to the unique
advantage in the Y-source converter of having high voltage
gains with very small duty ratio. The results of the relevant
losses with respect to varying the voltage gains and winding
factor are reasonable. It can be seen from the results that while
increasing the voltage gains and the winding factors, the total
power loss increase as well. The performance of the Y-source
converter is very promising. Although having voltage gain
factor of 4, the performance is efficient and the converter’s
efficiency is ranging between 94.4 % and 96 % with respect
to the winding factor variation.
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